

US009437423B2

# (12) United States Patent

Eun

(10) Patent No.: US 9,437,423 B2

(45) **Date of Patent:** 

Sep. 6, 2016

# (54) METHOD FOR FABRICATING AN INTER DIELECTRIC LAYER IN SEMICONDUCTOR DEVICE

(71) Applicant: SK hynix Inc., Icheon-Si (KR)

(72) Inventor: **Byung Soo Eun**, Seoul (KR)

(73) Assignee: SK hynix Inc., Icheon-Si (KR)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 14/059,756

(22) Filed: Oct. 22, 2013

(65) Prior Publication Data

US 2014/0045325 A1 Feb. 13, 2014

#### Related U.S. Application Data

(62) Division of application No. 11/945,659, filed on Nov. 27, 2007, now Pat. No. 8,592,326.

#### (30) Foreign Application Priority Data

Jun. 28, 2007 (KR) ...... 10-2007-0064760

(51) Int. Cl.

H01L 21/336 (2006.01)

H01L 21/02 (2006.01)

H01L 21/768 (2006.01)

H01L 27/108 (2006.01)

H01L 21/306 (2006.01)

(52) U.S. Cl.

CPC ... *H01L 21/02274* (2013.01); *H01L 21/30604* (2013.01); *H01L 21/76837* (2013.01); *H01L 27/10885* (2013.01)

## (58) Field of Classification Search

None

See application file for complete search history.

### (56) References Cited

#### U.S. PATENT DOCUMENTS

5,310,720	Δ *	5/1994	Shin et al 438/760
5,343,063	A *	8/1994	Yuan H01L 21/28273
			257/316
5,780,891	A *	7/1998	Kauffman H01L 27/115
			257/316
5,789,289	A *	8/1998	Jeng 438/253
5,976,618	A *	11/1999	Fukuyama et al 427/226
6,288,419	B1*	9/2001	Prall H01L 29/42324
,,			257/213
6,461,529	B1	10/2002	Boyd et al.
6,465,828	B2*	10/2002	Agarwal H01L 27/10852
			257/296
6,479,405	B2*	11/2002	Lee et al
6,563,162	B2 *	5/2003	Han et al 257/306
6,570,213	B1*	5/2003	Wu H01L 27/115
			257/314
6,596,653	B2*	7/2003	Tan et al 438/788
6,653,203	B1*	11/2003	Huang et al 438/435
6,688,584	B2*	2/2004	Iyer H01L 21/2855
			257/750

#### (Continued)

#### FOREIGN PATENT DOCUMENTS

KR	10-2003-0004930	1/2003
KR	102005053245	6/2005
KR	10-2005-0067559	7/2005


Primary Examiner — David E Graybill

(74) Attorney, Agent, or Firm — Marshall, Gerstein & Borun LLP

### (57) ABSTRACT

In a method for fabricating an inter dielectric layer in semiconductor device, a primary liner HDP oxide layer is formed by supplying a high density plasma (HDP) deposition source to a bit line stack formed on a semiconductor substrate. A high density plasma (HDP) deposition source is supplied to the bit line stack to form a primary liner HDP oxide layer. The primary liner HDP oxide layer is etched to a predetermined depth to form a secondary liner HDP oxide layer. An interlayer dielectric layer is formed to fill the areas defined by the bit line stack where the secondary liner HDP oxide layer is located.

## 10 Claims, 7 Drawing Sheets



# US 9,437,423 B2

Page 2

(56)		Referen	ces Cited	2004/0084772	A1*	5/2004	Iyer H01L 21/2855 257/750
	U.S.	PATENT	DOCUMENTS	2004/0092074 2004/0121590			Mao et al. Moon
6,780,731	R1*	8/2004	Tu et al 438/424				438/639
6,802,944			Ahmad et al 204/192.23	2004/0127052	A1*	7/2004	Lee et al 438/700
6,812,153			Hua et al	2004/0161918	A1*	8/2004	Yun H01L 21/76897
6,884,676			Arnold et al 438/243				438/618
6,908,862			Li et al 438/700	2004/0164328	A1*	8/2004	Lee H01L 27/10888
6,916,738	B2 *	7/2005	Lee H01L 27/10888	2004/0400404		0/2004	257/213
			257/E21.649	2004/0180494			Hwang et al
6,929,700			Tan et al 118/715	2004/0209427	AI.	10/2004	Huang H01L 21/76802 438/262
6,949,436			Buller et al.	2004/0224094	Δ1	11/2004	Lee et al.
7,034,408	BI "	4/2006	Schloesser H01L 27/10876 257/213	2004/0224537			Lee et al.
7,037,829	B2 *	5/2006	Iyer H01L 21/2855	2004/0229050			Li G03F 7/0757 428/447
7,038,318	B2 *	5/2006	257/E21.013 Iyer H01L 21/2855	2004/0238482	A1*		Kim et al 216/13
.,000,010	22	2,2000	257/750	2004/0238868			Arnold et al 257/301
7,056,828	B2 *	6/2006	Chung H01L 21/76829	2005/0026443			Goo et al.
			257/774	2005/0048708	A1*	3/2005	Yamada H01L 21/28035
7,060,637	B2 *	6/2006	Li G03F 7/0757	2005/0054100	A O 36	2/2005	438/197
			257/E21.259	2005/0054189 2005/0087828			Kim et al
7,064,077			Hua et al 438/715	2005/0087828			Kim H01L 21/31053
7,064,087			Turner et al	2003/0090034	Λ1	4/2003	438/256
7,109,115	B2 *	9/2006	Iyer H01L 21/2855 257/750	2005/0093042	A1	5/2005	Nakazawa et al.
7,154,779	B2 *	12/2006	Mokhlesi H01L 27/115	2005/0157549			Mokhlesi et al.
7,134,773	DZ	12/2000	257/E21.422	2005/0161721	A1*	7/2005	Iyer H01L 21/2855
7,180,121	B2 *	2/2007	Hieda H01L 27/105				257/296
, ,			257/301	2005/0181599	A1*	8/2005	Iyer H01L 21/2855
7,226,829	B2 *	6/2007	Hwang et al 438/210	2005 (0210420	A 1 12	10/2005	438/655 Lee H01L 27/10888
7,253,099	B2 *	8/2007	Hwang H01L 21/31144	2005/0218439	A1 *	10/2005	257/296
7,307,305	B2*	12/2007	257/E21.257 Lee H01L 27/10888	2005/0218442	A1*	10/2005	Hieda H01L 27/105
7 225 590	D2 *	2/2009	257/296 Lee H01L 21/76837	2006/0017118	A1*	1/2006	257/306 Park H01L 27/10885
7,335,589	B2 **	2/2008	257/E21.507	2000,0017110		1,2000	257/382
7,405,968	B2 *	7/2008	Mokhlesi H01L 27/115	2006/0084243	A1		Zhang et al.
.,,			257/E21.422	2006/0110910	A1*	5/2006	Lee H01L 21/76895
7,462,568	B2 *	12/2008	Chung 438/778	2005/04#20#2		0/2005	438/621
7,488,644	B2 *	2/2009	Lee H01L 27/10888	2006/0172079	Al*	8/2006	Li G03F 7/0757 427/510
7.545.000	D2 #	6/2000	438/253	2006/0194432	Δ1	8/2006	Park et al. 427/310
7,545,009	B2 *	6/2009	Iyer H01L 21/2855 257/412	2006/0205202			Chung
7,598,564	B2 *	10/2000	Kang H01L 27/115	2006/0205236			Li G03F 7/0757
7,596,504	DZ	10/2009	257/315				438/787
7,678,460	B2 *	3/2010	Li G03F 7/0757	2006/0231900			Lee et al.
.,,			428/446	2006/0245245			Mokhlesi et al.
7,759,174	B2 *	7/2010	Hieda H01L 27/105	2006/0292801			Chung 438/262
			438/142	2007/0025145			Mokhlesi et al.
7,855,154	B2 *	12/2010	Li G03F 7/0757	2007/0034517 2007/0034938		2/2007	Tsao et al. Kang H01L 27/115
7.056.297	D2 *	6/2011	427/510 Sahlasasan H011 27/10801	2007/0034738	А	2/2007	257/316
7,956,387	DZ.	0/2011	Schloesser H01L 27/10891 257/220	2007/0059898	A1*	3/2007	Shin et al 438/424
8,592,326	B2 *	11/2013	Eun	2007/0107749		5/2007	
2001/0030351			Wang et al 257/508				134/1.1
2002/0024093	A1*	2/2002	Ahn et al 257/332	2007/0117412			Goo et al.
2002/0055271	A1		Lee et al.	2007/0122946	Al*	5/2007	Hieda H01L 27/105
2002/0064937			Kim et al.	2007/0215050	A 1	0/2007	438/142
2002/0064968			Kim et al.	2007/0215950 2007/0218682			Aoyama Lee H01L 27/10888
2002/0090808	A1*	7/2002	Jeon H01L 21/76831	2007/0210002	711	3/2001	438/639
2002/0096701	Δ1*	7/2002	438/622 Torii et al 257/296	2007/0252199	A1	11/2007	Chung et al.
2002/0030701			Han et al	2008/0014711	A1*	1/2008	Choi et al 438/424
2002/0171146			Iyer H01L 21/2855	2008/0067604	A1*	3/2008	Bach H01L 21/28273
			257/750	2000/04515		F (0.0.0.0	257/368
2002/0187656			Tan et al 438/788	2008/0121961	Al*	5/2008	Schloesser H01L 27/10891
2003/0008453		1/2003	Kang et al.	2000/01/20/15	A 1 ±	7/2000	257/302
2003/0124861	A1*	7/2003	Kwon C09G 1/02	2008/0179715	A1 *	7/2008	Coppa H01L 21/02164
2002/0150656	A 1 *	8/2002	438/692 Tan et al. 118/723 001	2000/0004940	A 1 *	1/2000	257/647 Fun 438/654
2003/0159656 2003/0181036			Tan et al 118/723.001 Iyer H01L 21/2855	2009/0004849 2009/0227091		9/2009	Eun
2003/0101030	17.1	212003	438/664	2014/0045325			Eun
2003/0203637	A1*	10/2003	Hua et al	2017/0043323	111	2/2014	Lui 436/393
2003/0207580			Li et al 438/700	* cited by exa	miner	•	

FIG. 1 (PRIOR ART)




FIG. 2(PRIOR ART)




FIG. 3 (PRIOR ART)




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9





FIG.10



1

# METHOD FOR FABRICATING AN INTER DIELECTRIC LAYER IN SEMICONDUCTOR DEVICE

# CROSS-REFERENCE TO RELATED APPLICATION

This is a division of U.S. application Ser. No. 11/945,659 filed Nov. 27, 2007, which claims the priority benefit under USC 119 of Korean patent application number 10-2007-0064760, filed on Jun. 28, 2007, the entire respective disclosures of which are incorporated herein by reference.

#### BACKGROUND OF THE INVENTION

The invention relates to a semiconductor device, and <sup>15</sup> more particularly, to a method for fabricating an inter dielectric layer in a semiconductor device.

With development of semiconductor device fabrication technology, the critical dimension (CD) of bit line stacks is rapidly decreasing. As the CD of the bit line stacks <sup>20</sup> decreases, a space defined between the bit line stacks also decreases. Therefore, there is a limitation in a high density plasma (HDP) process used as a gap filling method. One example is a bending phenomenon in which a bit line stack becomes bent.

FIG. 1 illustrates a cross-sectional view of a conventional bit line stack, FIG. 2 illustrates a scanning electron micrograph (SEM) of bit lines having a high aspect ratio, and FIG. 3 illustrates a SEM of a defect in which a storage node contact is not formed.

Referring to FIG. 1, bit line stacks 120, including barrier metal patterns 105, conductive patterns 110, and hard mask patterns 115, are formed on a semiconductor substrate 100, and an interlayer dielectric layer 125 is formed to fill the areas surrounding the bit line stacks 120. The interlayer 35 dielectric layer 125 is formed using an HDP process. However, when the interlayer dielectric layer is formed using the HDP process, a bending phenomenon may occur so that a given bit line stack 120 is bent. The bending phenomenon may occur when unequal attraction is applied to one of the 40 bit stacks 120 by a difference in an amount of charges applied to the left and right side of the bit line stack 120 due to plasma generated during the HDP process, or it may occur as a result of a damage caused by plasma. Due to limitations of the fabricating process, a bit line stack in a 50 nm device 45 bit line stack. is filled using a flowable layer. Although the flowable layer was developed as a material for device isolation, many studies have been conducted to use the flowable layer in a process requiring a gap fill, such as an isolation layer, a gate stack, or a bit line stack.

However, the bending phenomenon occurs even though the gap fill process is performed using the flowable layer. As illustrated in FIG. 2, the bit line stacks 120 have a large aspect ratio (i.e., height to width ratio), and the flowable layer is softer than an HDP oxide layer. Therefore, when the 55 flowable layer is used, it does not endure a subsequent thermal process and a self align contact (SAC) process, and the bit line stacks 120 may be bent to one side due to an unequal attraction. When a subsequent process is performed and the bit line stack 120 is bent in one direction, a storage 60 node contact hole 300 may not be formed, as indicated by a reference symbol "A" in FIG. 3.

### SUMMARY OF THE INVENTION

In one embodiment, a method for fabricating an inter dielectric layer in semiconductor device includes: forming a 2

primary liner HDP oxide layer on a bit line stack formed over a semiconductor substrate by supplying a high density plasma (HDP) deposition source to the bit line stack; forming a secondary liner HDP oxide layer by etching the primary liner HDP oxide layer to a predetermined thickness; and forming an interlayer dielectric layer to fill areas defined by the bit line stack where the secondary liner HDP oxide layer is formed.

The method may further include preheating the bit line stack before forming the primary liner HDP oxide layer.

The preheating of the bit line stack may include: loading the semiconductor substrate into an HDP chamber, and applying a predetermined power to the HDP chamber while supplying oxygen  $(O_2)$  gas, argon (Ar) gas, and helium (He) gas into the HDP chamber.

The HDP deposition source may include a source gas containing silane ( $SiH_4$ ) gas and oxygen ( $O_2$ ) gas, and an additive gas containing helium (He) gas.

The forming of the primary liner HDP oxide layer may include maintaining a bottom bias at less than 500 W.

The primary liner HDP oxide layer may be formed to a thickness ranging from about 500 Å to about 600 Å.

The secondary liner HDP oxide layer may be formed using a fluorine-based etch gas.

The secondary liner HDP oxide layer may be formed by etching the primary liner HDP oxide layer to a thickness ranging from about 150 Å to about 190 Å.

The forming of the interlayer dielectric layer may include: coating a flowable layer including a solvent on the semi-conductor substrate where the secondary liner HDP oxide layer; evaporating the solvent by heating the flowable layer to a temperature between about 130° C. to about 150° C.; and performing a curing process on the flowable layer to form an oxide layer.

The flowable layer may include a spin-on dielectric (SOD) layer containing polysilizane (PSZ).

The curing process may be performed for about 1 hour while supplying 1 L of hydrogen ( $H_2$ ) gas and 2 L of oxygen ( $O_2$ ) gas at a temperature between about 450° C. and about 550° C.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a cross-sectional view of a conventional bit line stack.

FIG. 2 illustrates a scanning electron micrograph (SEM) of bit lines having variable heights.

FIG. 3 illustrates an SEM of a defect in which a storage node contact is not formed.

FIGS. 4 to 9 illustrate a method for fabricating an inter dielectric layer in semiconductor device according to an embodiment of the invention.

FIG. 10 illustrates a block diagram of an HDP chamber.

## DESCRIPTION OF SPECIFIC EMBODIMENTS

Hereinafter, a method for fabricating an inter dielectric layer in semiconductor device in accordance with the invention will be described in detail with reference to the accompanying drawings.

FIGS. 4 to 9 illustrate a method for fabricating an inter dielectric layer in semiconductor device according to an embodiment of the invention.

Referring to FIG. 4, a bit line stack 420 is formed on a semiconductor substrate 400.

Specifically, a barrier metal layer, a conductive layer for bit lines, and a hard mask layer are deposited on the

semiconductor substrate 400. The barrier metal layer may be formed of titanium (Ti), the conductive layer for the bit lines may be formed of tungsten (W), and the hard mask layer may be formed of nitride. At this point, a lower structure (not shown) including a word line has been already formed on the 5 semiconductor substrate 400.

3

The hard mask layer is patterned to form hard mask patterns 415. The conductive layer for the bit lines and the barrier metal layer are etched using the hard mask patterns 415 as an etch mask to form barrier metal patterns 405 and 10 conductive patterns 410 for the bit lines. The barrier metal patterns 405, the conductive patterns 410 for the bit lines, and the hard mask patterns 415 constitute the bit line stack 420.

both sides of the bit line stack 420. The forming of the bit line spacers 425 may include depositing a spacer layer on the semiconductor substrate 400 where the bit line stack 420 is formed, and performing an etch-back process on the deposited spacer layer.

Referring to FIGS. 6 and 10, the bit line stack 420 where the bit line spacers 425 are formed is preheated in an atmosphere including oxygen (O2) and helium (He).

More specifically, the semiconductor substrate 400 is loaded in a stage 15 of an HDP chamber 10 illustrated in 25 FIG. 10. Oxygen  $(O_2)$  gas and argon (Ar) gas are supplied into the HDP chamber 10 as a source gas, and helium (He) gas is supplied as an additive gas. The preheating process is performed for about 20-30 seconds by supplying a predetermined power. The O<sub>2</sub> gas is supplied at a flow rate ranging 30 from about 50 sccm to about 150 sccm, the Ar gas is supplied at a flow rate ranging from about 40 sccm to about 50 sccm, and the He gas is supplied at a flow rate ranging from about 200 sccm to about 300 sccm. At this point, the He gas is additionally supplied from the top of the HDP 35 chamber 10 at a flow rate ranging from about 200 sccm to about 300 sccm. As a source power for generating plasma, a top bias 20 is applied in the range from about 4,500 W to about 5,500 W, a side bias 25 is applied in the range from about 3,500 W to about 4,500 W, and no bottom bias 30 is 40 420 is formed by coating a flowable spin-on dielectric applied.

Referring to FIGS. 7 and 10, a primary liner HDP oxide layer 430 is formed on the bit line stack 420.

The primary liner HDP oxide layer 430 is formed by supplying an HDP deposition source into the HDP chamber 45 10 where the preheating process has been performed. The HDP deposition source contains a source gas including silane (SiH<sub>4</sub>) gas and O<sub>2</sub> gas, and an additive gas including He gas. The O<sub>2</sub> gas as the HDP deposition source is supplied at a flow rate ranging from about 100 sccm to about 120 50 sccm. The silane (SiH<sub>4</sub>) gas is supplied from the top of the HDP chamber 10 at a flow rate ranging from about 10 sccm to about 50 sccm and is supplied from the side of the HDP chamber 10 at a flow rate ranging from about 50 sccm to about 150 sccm. At this point, as the source power for 55 generating plasma, the top bias 20 is applied in the range from about 4,500 W to about 5,500 W and the side bias 25 is applied in the range from about 2,500 W to about 3,500 W. In addition, the bottom bias 30 is applied in the range from about 450 W to about 500 W. The primary liner HDP 60 oxide layer 430 is deposited on the bit line stack 420 to a thickness ranging from about 500 Å to about 600 Å by using the HDP deposition source and the bias applied to the HDP chamber.

Meanwhile, a He cooling process is performed on the 65 back side of the semiconductor substrate 400, such that an overall temperature of the semiconductor substrate 400 is

adjusted to below 350° C. during the process of forming the primary liner HDP oxide layer 430. Therefore, a gate insulating layer in the middle of the lower structure is prevented from being damaged by the high temperature plasma. Further, in forming the primary liner HDP oxide layer 430, a bending phenomenon of the bit line stack 420 due to plasma charge can be minimized by maintaining the bottom bias to below 500 W. Accordingly, it is possible to prevent the bending phenomenon caused by unstable charging, which has been generated in the bit line stack due to the high bias during the process of depositing the HDP oxide layer under the bottom bias higher than 1,500 W.

Referring to FIGS. 8 and 10, the primary liner HDP oxide Referring to FIG. 5, bit line spacers 425 are formed on 15 layer 430 is etched by a predetermined thickness to form a sidewall spacer 435.

> More specifically, an etch gas is supplied into the HDP chamber 10 in which the primary liner HDP oxide layer 430 has been formed. A fluorine-based gas, e.g., NF<sub>3</sub> gas, is used as the etch gas. In addition to the NF<sub>3</sub> gas, H<sub>2</sub> gas and He gas are supplied. The NF<sub>3</sub> gas is supplied at a flow rate ranging from about 100 seem to about 200 seem. The H2 gas is supplied at a flow rate ranging from about 100 sccm to about 200 sccm. The He gas is supplied from the top of the HDP chamber 10 at a flow rate ranging from about 50 sccm to about 70 sccm. In addition, the He gas is also supplied from the side of the HDP chamber 10 at a flow rate ranging from about 50 sccm to about 70 sccm. The primary liner HDP oxide layer 430 is etched to a thickness ranging from about 150 Å to about 190 Å by the etching process, thereby forming the sidewall spacer 435. After the etching process, the sidewall spacer 435 remains only at the both sides of the bit line stack 420.

> Referring to FIG. 9, an interlayer dielectric layer 440 is formed to fill the area between adjacent bit line stacks 420 where the sidewall spacer 435 is formed.

> The interlayer dielectric layer 440 filling the bit line stack (SOD) layer using a spin coating process. Since the SOD layer has excellent gap-fill characteristics, it is used as a gap-fill material in places where the gap between patterns is narrow. Polysilazane (PSZ) may be used as the SOD.

> A solvent in the gap-fill material is evaporated by maintaining the flowable SOD layer in a chuck at a high temperature range between about 130° C. and about 150° C. for about 150-200 seconds. Then, a curing process is performed on the SOD layer. The curing process is performed for about 1 hour while supplying 1 L of  $H_2$  gas and 2 L of  $O_2$  gas at a temperature between about 450° C. and about 550° C. Due to the curing process, the SOD layer is oxidized to form an oxide layer as the interlayer dielectric layer 440. Then, the interlayer dielectric layer 440 is planarized using a planarization process, e.g., a chemical mechanical polishing (CMP) process.

> According to the embodiments of the invention, the bit line stack is covered with the liner HDP oxide layer and then is filled with the SOD layer, thereby preventing the bending phenomenon of the bit line stack.

> The embodiments of the invention have been disclosed above for illustrative purposes. Those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying

5

What is claimed is:

1. A method for fabricating an inter dielectric layer in a semiconductor device, comprising:

forming a bit line stack over a semiconductor substrate, the bit line stack comprising a barrier metal pattern, a conductive pattern, and a hard mask pattern, the hard mask pattern having two sides, wherein the barrier metal pattern, the conductive pattern and the hard mask pattern are sequentially stacked;

forming a bit line spacer on both sides of the bit line stack <sup>10</sup> to expose a top surface of the hard mask pattern, the bit line spacer covers entirely both sides of the bit line stack;

supplying a high density plasma (HDP) deposition source to the bit line stack to form a primary liner HDP oxide layer on the bit line spacer while maintaining a bottom bias of an HDP chamber at less than 500 W during formation of the primary liner HDP oxide layer, wherein the primary liner HDP oxide layer covers both sides of the bit line spacer and a top surface of the hard mask pattern;

etching the primary liner HDP oxide layer to a predetermined thickness to form a secondary liner HDP oxide layer, wherein the secondary liner HDP entirely covers both sides of the bit line spacer while exposing the top 25 surface of the hard mask pattern;

filling an area defined by adjacent bit line stacks where the secondary liner HDP oxide layer is formed with a flowable spin on dielectric (SOD) layer such that the SOD layer contacts the secondary liner HDP oxide <sup>30</sup> layer; and,

curing the flowable SOD layer to form an oxide layer.

2. The method of claim 1, further comprising preheating the bit line stack before forming the primary liner HDP oxide layer.

6

3. The method of claim 2, wherein the preheating of the bit line stack comprises:

loading the semiconductor substrate into the HDP chamber; and

applying a predetermined source power to the HDP chamber while supplying oxygen  $(O_2)$  gas, argon (Ar) gas, and helium (He) gas into the HDP chamber, wherein source power is applied from a top bias and a side bias of the HDP chamber while a bottom bias is not applied.

**4**. The method of claim **1**, wherein the HDP deposition source comprises a source gas comprising silane (SiH<sub>4</sub>) gas and oxygen  $(O_2)$  gas, and an additive gas comprising helium (He) gas.

**5**. The method of claim **1**, comprising forming the primary liner HDP oxide layer to a thickness ranging from about 500 Å to about 600 Å.

**6**. The method of claim **1**, comprising forming the secondary liner HDP oxide layer using a fluorine-based etch gas.

7. The method of claim 1, wherein the secondary liner HDP oxide layer is formed by etching the primary liner HDP oxide layer by an etching thickness ranging from about 150 Å to about 190 Å.

**8**. The method of claim **1**, wherein the flowable spin on dielectric (SOD) layer comprises polysilizane (PSZ).

9. The method of claim 1, wherein the curing the flowable SOD layer comprises curing for about one hour while supplying 1 L of hydrogen ( $\rm H_2$ ) gas and 2 L of oxygen ( $\rm O_2$ ) gas at a temperature between about 450° C. and about 550° C.

10. The method of claim 1, wherein a bending phenomenon of the bit line stack due to plasma charge is minimized by maintaining the bottom bias at less than 500 W.

\* \* \* \* \*